

SLOS403H–OCTOBER 2002–REVISED AUGUST ²⁰⁰⁶ www.ti.com

WIDEBAND FIXED-GAIN AMPLIFIER

- **2**•**Fixed-Gain Amplifier, 5 V/V (14 dB)** • **Wideband Signal Processing**
-
- •**High Slew Rate: 5500 V/μ^s**
- •**Low Total Input Referred Noise: 2.8 nV/√Hz**
- • **Low Distortion**
	- **– HD3: -86 dBc at 30 MHz**
	- **– HD3: -81 dBc at 70 MHz**
	- **– IMD3: -88 dBc at 100 MHz**
	- **– OIP3: 39 dBm at 100 MHz**
	- IMD₃: -73 dBc at 300 MHz
	- **–³: 32 dBm at 300 MHz**
- •**High Output Drive: ±180 mA**
- •

APPLICATION CIRCUIT

¹FEATURES APPLICATIONS

-
- **Wide Bandwidth: 2.4 GHz Wireless Transceivers**
	- •**IF Amplifier**
	- •**ADC Preamplifier**
	- •**DAC Output Buffers**
	- •**Test, Measurement, and Instrumentation**
	- •**Medical and Industrial Imaging**

DESCRIPTION

The THS4302 device is ^a wideband, fixed-gain **IMD3: -73 dBc at ³⁰⁰ MHz** amplifier that offers high bandwidth, high slew rate, low noise, and low distortion. This combination of specifications enables analog designers to transcend current performance limitations and process analog **Power Supply Voltage: 3 V or 5 V** signals at much higher speeds than previously possible with closed-loop, complementary amplifier designs. This device is offered in ^a 16-pin leadless package and incorporates ^a power-down mode for quiescent power savings.

SMALL SIGNAL FREQUENCY RESPONSE

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of A Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments.

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ABSOLUTE MAXIMUM RATING

over operating free-air temperature range unless otherwise noted (1)

(1) The absolute maximum temperature under any condition is limited by the constraints of the silicon process. Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

(2) The maximum junction temperature for continuous operation is limited by package constraints. Operation above this temperature may result in reduced reliability and/or lifetime of the device.

RECOMMENDED OPERATING CONDITIONS

PACKAGE DISSIPATION RATINGS

(1) This data was taken using the JEDEC standard High-K test PCB.

(2) Power rating is determined with ^a junction temperature of 125°C. This is the point where distortion starts to substantially increase. Thermal management of the final PCB should strive to keep the junction temperature at or below 125°C for best performance and long term reliability.

(3) The THS4302 device may incorporate ^a PowerPAD™ on the underside of the chip. This acts as ^a heatsink and must be connected to ^a thermally dissipative plane for proper power dissipation. Failure to do so may result in exceeding the maximum junction temperature which can permanently damage the device. See TI technical brief SLMA002 and SLMA004 for more information about utilizing the PowerPAD thermally enhanced package.

AVAILABLE OPTIONS

(1) The PowerPAD is electrically isolated from all other pins.

PIN ASSIGNMENTS

RGT PACKAGE TOP VIEW

ELECTRICAL CHARACTERISTICS

THS4302 (Gain = +5 V/V) Specifications: $V_S = 5$ V, R_L = 100 Ω , (unless otherwise noted)

ELECTRICAL CHARACTERISTICS (continued)

THS4302 (Gain = +5 V/V) Specifications: V_S = 5 V, R_L = 100 Ω, (unless otherwise noted)

TYPICAL CHARACTERISTICS

Table of Graphs (5 V)

Table of Graphs (3 V)

Typical Test Data

TYPICAL THS4302 CHARACTERISTICS (5 V)

APPLICATION INFORMATION

High-Speed Operational amplifiers

The THS4302 fixed-gain operational amplifier set new performance levels, combining low distortion, high slew rates, low noise, and ^a gain bandwidth in excess of 2 GHz. To achieve the full performance of the amplifier, careful attention must be paid to printed-circuit board layout and component selection.

In addition, the devices provide a power-down mode with the ability to save power when the amplifier is inactive.

Applications Section Contents

- Wideband, Noninverting Operation
- Single Supply Operation
- •Saving Power With Power-Down Functionality
- •Driving an ADC With the THS4302
- •Driving Capacitive Loads
- • Power Supply Decoupling Techniques and Recommendations
- Board Layout
- • Printed-Circuit Board Layout Techniques for Optimal Performance
- •PowerPAD Design Considerations
- •PowerPAD PCB Layout Considerations
- Thermal Analysis
- Design Tools
- • Evaluation Fixtures and Application Support Information
- •
- •**Mechanical Package Drawings**

WIDEBAND, NONINVERTING OPERATION SINGLE SUPPLY OPERATION

The THS4302 is a fixed-gain voltage feedback The THS4302 is designed to operate from a single operational amplifier, with power-down capability, 3-V to 5-V power supply. When operating from a operational amplifier, with power-down capability, designed to operate from a single 3-V to 5-V power supply. the input signal and amplifier are biased appropriately

Figure 44 is the noninverting gain configuration used to demonstrate the typical performance curves. Most of the curves were characterized using signal sources with 50-Ω source impedance, and with measurement equipment presenting ^a 50-Ω load impedance. In Figure 44, the 49.9-Ω shunt resistor at the V_{IN} terminal matches the source impedance of the test

generator. The 50-Ω series resistor at the V_O terminal in addition to the 50- Ω load impedance of the test equipment, provides a 100- $Ω$ load. The total 100- $Ω$ load at the output, combined with the 250-Ω total feedback network load, presents the THS4302 with an effective output load of 71 Ω for the circuit of Figure 44.

FB = Ferrite Bead

Additional Reference Material **Figure 44. Wideband, Noninverting**

single power supply, care must be taken to ensure to allow for the maximum output voltage swing. The circuits shown in [Figure](#page-12-0) 45 demonstrate methods to configure an amplifier in ^a manner conducive for single supply operation.

Figure 45. DC-Coupled Single Supply Operation

Saving Power With Power-Down Functionality

The THS4302 features ^a power-down pin (PD) which lowers the quiescent current from 37 mA down to 800 μA, ideal for reducing system power.

The power-down pin of the amplifier defaults to the positive supply voltage in the absence of an applied voltage, putting the amplifier in the power-on mode of operation. To turn off the amplifier in an effort to conserve power, the power-down pin can be driven towards the negative rail. The threshold voltages for power-on and power-down are relative to the supply rails and given in the specification tables. Above the *Enable Threshold Voltage*, the device is on. Below the *Disable Threshold Voltage*, the device is off. Behavior in between these threshold voltages is not specified.

Note that this power-down functionality is just that; the amplifier consumes less power in power-down mode. The power-down mode **Figure 46. Driving an ADC Via ^a Transformer** is not intended to provide ^a high-impedance output. In other words, the power-down functionality is not intended to allow use The second circuit depicts single-ended ADC drive.
as a 3-state bus driver. When in power-down mode, While not recommended for optimum performance as a 3-state bus driver. When in power-down mode, as while not recommended for optimum performance
the impedance looking back into the output of the surving converters with differential inputs, satisfactory the impedance looking back into the output of the using converters with differential inputs, satisfactory
amplifier is dominated by the feedback and gain performance can sometimes be achieved with singleamplifier is dominated by the feedback and gain berformance can sometimes be achieved with single-
setting resistors, but the output impedance of the bended input drive. An example circuit is shown here device itself varies depending on the voltage applied to the outputs.

The time delays associated with turning the device on and off are specified as the time it takes for the amplifier to reach 50% of the nominal quiescent current. The time delays are on the order of microseconds because the amplifier moves in and out of the linear mode of operation in these transitions.

APPLICATION CIRCUITS

Driving an Analog-to-Digital Converter With the THS4302

SLOS403H–OCTOBER 2002–REVISED AUGUST 2006

The THS4302 amplifier can be used to drive highperformance analog-to-digital converters. Two example circuits are presented below.

The first circuit uses a wideband transformer to convert ^a single-ended input signal into ^a differential signal. The amplified signal from the output of the THS4302 is fed through ^a low-pass filter, via an isolation resistor and an ac-coupling capacitor, to the transformer.

For applications without signal content at dc, this method of driving ADCs is useful. Where dc information content is required, the THS4500 family of fully differential amplifiers may be applicable.

ended input drive. An example circuit is shown here for reference.

Figure 47. Driving an ADC With ^a Single-Ended

One of the most demanding, and yet very common, load conditions for an op amp is capacitive loading. Power supply decoupling is a critical aspect of any
Often, the capacitive load is the input of an A/D high-performance amplifier design process. Careful Often, the capacitive load is the input of an A/D high-performance amplifier design process. Careful converter, including additional external capacitance, decoupling provides higher quality ac performance which may be recommended to improve A/D linearity. (most notably improved distortion performance). The Highest
High-speed amplifiers like the THS4302 can be following guidelines ensure the highest level of High-speed amplifiers like the THS4302 can be following guidelines following guidelines ensured the highest sure the hig susceptible to decreased stability and closed-loop response peaking when a capacitive load is placed $1.$ Place decoupling capacitors as close to the directly on the output pin. When the amplifier's power supply inputs as possible, with the goal of open-loop output resistance is considered, this minimizing the inductance of the path from

capacitive load introduces an additional pole in the example of the power supply. Inductance in series
capal path that can decrease the phase margin. The with the bypass capacitors will degrade When the primary considerations are frequency performance. Note that a narrow lead or trace response flatness, pulse response fidelity, or has about 0.8 nH of inductance for every response flatness, pulse response fidelity, or has about 0.8 nH of inductance for every distortion, the simplest and most effective solution is millimeter of length. Each printed-circuit board to isolate the capacitive load from the feedback loop (PCB) via also has between 0.3 and 0.8 nH

amplifier output and the capacitive load. Supply trace about the width of the package for

The Typical Characteristics show the recommended isolation resistor vs capacitive load and the resulting frequency response at the load. Parasitic capacitive loads greater than 2 pF can begin to degrade the performance of the THS4302. Long PC board traces, unmatched cables, and connections to multiple devices can easily cause this value to be exceeded. Always consider this effect carefully, and add the recommended series resistor as close as possible to the THS4302 output pin (see Board Layout Guidelines).

The criterion for setting this $R_{(ISO)}$ resistor is a maximum bandwidth, flat frequency response at the load.

Input Figure 48. Driving Capacitive Loads

Driving Capacitive Loads Power Supply Decoupling Techniques and Recommendations

- open-loop output resistance is considered, this minimizing the inductance of the path from
capacitive load introduces an additional pole in the carround to the power supply. Inductance in series with the bypass capacitors will degrade by
inserting a series isolation resistor between the example reasons, it is recommended to use a power reasons, it is recommended to use a power each power supply lead to the capacitors, and 3 or more vias to connect the capacitors to the ground plane.
	- 2. Placement priority should put the smallest valued capacitors closest to the device.
	- 3. Solid power planes can lead to PCB resonances

frequency_{res} \approx $n \times (44$ GHz mm) $\sqrt{\ell}$ range. Values used are in the range of 2 pF - 50 high-frequency decoupling capacitor (47 pF). pF, depending on the frequencies to be suppressed, with numerous vias for each. Using 0402 or smaller component sizes is recommended. An approximate expression for the resonant frequencies associated with ^a length **Optimal Performance** of one of the power plane dimensions is given in the following equation. Note that ^a power plane of arbitrary shape can have ^a number of resonant frequencies. A power plane without distributed capacitors and with active parts near the center half wave resonant nature of the plane.

where:

 $frequency_{\text{res}}$ = the approximate power plane resonant frequencies in GHz

 ℓ = the length of the power plane dimensions in millimeters

 $n =$ an integer (n > 1) related to the mode of the oscillation

For guidance on capacitor spacing over the area of the ground plane, specify the lowest resonant frequency to be tolerated, then solve using the equation above, with $n = 2$. Use this length for the capacitor spacing. It is recommended that ^a power plane, if used, be either small enough, or decoupled as described, so that there are no resonances in the frequency range of interest. An alternative is to use a ferrite bead outside the op-amp, high-frequency bypass capacitors to decouple the amplifier, and mid- and high-frequency bypass capacitors, from the power plane. When ^a trace is used to deliver power, its approximate self-resonance is given by the equation above, substituting the trace length for power plane dimension.

- 4. Bypass capacitors, because they have ^a self-inductance, resonate with each other. To achieve optimum transfer characteristics through 2 GHz, it is recommended that the bypass arrangement employed in the prototype board be used. The 30.1-Ω resistor in series with the 0.1-μF capacitor reduces the Q of the resonance of the lumped parallel elements including the 0.1-μF and 47-pF capacitors, and the power supply input of the amplifier. The ferrite bead isolates the low-frequency 22-μF capacitor and power plane from the remainder of the bypass network.
- 5. By removing the 30.1-Ω resistor and ferrite bead, devices in the same area of the PC board. A very MHz may be modified. However, bandwidth,

SLOS403H–OCTOBER 2002–REVISED AUGUST 2006

when they are not properly terminated to the 6. Recommended values for power supply ground plane over the area and along the decoupling include ^a bulk decoupling capacitor perimeter of the power plane by high frequency $(22 \mu F)$, a ferrite bead with a high self-resonant capacitors. Doing so ensures that there are no frequency, a mid-range decoupling capacitor (0.1 power plane resonances in the needed frequency μ F) in series with a 30.1-Ω resistor, and a

BOARD LAYOUT

Printed-Circuit Board Layout Techniques for

Achieving optimum performance with ^a high frequency amplifier like the THS4302 requires careful attention to board layout parasitics and external component types.

of the plane usually has n even $(≥ 2)$ due to the Recommendations that optimize performance include:

- 1. **Minimize parasitic capacitance to any ac ground for all of the signal I/O pins.** However, if using ^a transmission line at the I/O, then place the matching resistor as close to the part as possible. Except for when transmission lines are used, parasitic capacitance on the output and the noninverting input pins can react with the load and source impedances to cause unintentional band limiting. To reduce unwanted capacitance, ^a window around the signal I/O pins should be opened in all of the ground and power planes around those pins. Otherwise, ground planes and power planes (if used) should be unbroken elsewhere on the board, and terminated as described in the Power Supply Decoupling section.
- 2. **Minimize the distance (< 0.25") from the power supply pins to high frequency 0.1-**μ**F decoupling capacitors.** At the device pins, the ground and power plane layout should not be in close proximity to the signal I/O pins. Avoid narrow power and ground traces to minimize inductance between the pins and the decoupling capacitors. Note that each millimeter of ^a line, that is narrow relative to its length, has ~ 0.8 nH of inductance. The power supply connections should always be decoupled with the recommended capacitors. If not properly decoupled, distortion performance is degraded. Larger (6.8-μF to 22-μF) decoupling capacitors, effective at lower frequency, should also be used on the main supply lines, preferably decoupled from the amplifier and mid- and high-frequency capacitors by ^a ferrite bead. See the Power Supply Decoupling Techniques section. The larger caps may be placed somewhat farther from the device and may be shared among several the frequency response characteristic above 400 low inductance path should be used to connect the inverting pin of the amplifier to ground. A distortion, and transient response remain optimal. minimum of ⁵ vias as close to the part as

- 3. **Careful selection and placement of external components preserves the high frequency performance of the THS4302.** Resistors should be ^a low reactance type. Surface-mount resistors work best and allow a tighter overall layout. Axially-leaded parts do not provide good high frequency performance, because they have ~0.8 nH of inductance for every mm of current path length. Again, keep PC board trace length as short as possible. Never use wirewound type resistors in ^a high frequency application. Because the output pin and inverting input pin are the most sensitive to parasitic capacitance, always position the terminating resistors, if any, as close as possible to the noninverting and output pins. Even with a low parasitic capacitance shunting the external resistors, excessively high resistor values can create significant time constants that can degrade performance. Good axial metal-film or surface-mount resistors have approximately 0.2 pF in shunt with the resistor.
- 4. **Connections to other wideband devices on the board may be made with short direct traces or through onboard transmission lines.** For short connections, consider the trace and the input to the next device as ^a lumped capacitive load. Relatively wide traces (50 mils to 100 mils) should be used, preferably with ground and power planes opened up around them. Estimate the total capacitive load and set R_{ISO} from the plot of recommended R_{ISO} vs Capacitive Load. Low parasitic capacitive loads (<4 pF) may not need an R_{ISO} because THS4302 amplifiers are nominally compensated to operate with ^a 2-pF parasitic load. Higher parasitic capacitive loads without an R_{ISO} are allowed as the signal gain increases (increasing the unloaded phase margin). If ^a long trace is required, and the 6-dB signal loss intrinsic to ^a doubly-terminated transmission line is acceptable, implement ^a matched impedance transmission line using microstrip or stripline techniques (consult an ECL design handbook for microstrip and stripline layout techniques). With ^a characteristic board trace impedance defined based on board material and trace dimensions, ^a matching series resistor used as well as a terminating shunt resistor at the input of the destination device. Remember also that the terminating impedance is the parallel combination of the shunt resistor and the input impedance of the destination device: this total effective impedance should be set to match the trace impedance. If the 6-dB attenuation of ^a doubly terminated transmission line is unacceptable, ^a long trace can be series-terminated at the source end only. Treat the trace as ^a capacitive load in this case, and

possible is recommended. set the series resistor value as shown in the plot of R_{ISO} vs Capacitive Load. This does not preserve signal integrity as well as ^a doubly terminated line. If the input impedance of the destination device is low, there is some signal attenuation due to the voltage divider formed by the series output into the terminating impedance. A 50-Ω environment is normally not necessary on board as long as the lead lengths are short, and in fact, ^a higher impedance environment improves distortion as shown in the distortion versus load plots. Uncontrolled impedance traces without double termination results in reflections at each end, and hence, produces PCB resonances. It is recommended that if this approach is used, the trace length be kept short enough to avoid resonances in the band of interest. For guidance on useful lengths, use equation (1) given in the Power Supply Decoupling Techniques section for approximate resonance frequencies vs trace length. This relation provides an upper bound on the resonant frequency, because additional capacitive coupling to the trace from other leads or the ground plane causes extra distributed loading and slows the signal propagation along the trace.

> 5. **Socketing ^a high-speed part like the THS4302 is not recommended.** The additional lead length inductance and pin-to-pin capacitance introduced by the socket creates an extremely troublesome parasitic network, which can make it almost impossible to achieve ^a smooth, stable frequency response. Best results are obtained by soldering the THS4302 onto the board.

PowerPAD™ DESIGN CONSIDERATIONS

The THS4302 is available in ^a thermally enhanced PowerPAD family of packages. These packages are constructed using ^a downset leadframe on which the die is mounted [see [Figure](#page-16-0) 49(a) and Figure 49(b)]. This arrangement results in the lead frame being exposed as ^a thermal pad on the underside of the package [see [Figure](#page-16-0) 49(c)]. Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing ^a good thermal path away from the thermal pad.

into the trace from the output of the THS4302 is The PowerPAD package allows both assembly and used as well as a terminating shunt resistor at the thermal management in one manufacturing operation.

During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to ^a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either ^a ground plane or other heat dissipating device.

The PowerPAD package represents a breakthrough that wicking is not a problem. in combining the small area and ease of assembly of surface mount with the heretofore awkward mechanical methods of heatsinking.

Although there are many ways to properly heatsink the PowerPAD package, the following steps illustrate the recommended approach.

PowerPAD™ PCB LAYOUT CONSIDERATIONS

- 1. Prepare the PCB with ^a top side etch pattern as shown in Figure 50. There should be etch for the leads as well as etch for the thermal pad.
-
- the thermal plane outside of the thermal pad area. They help dissipate the heat generated by the IC. These additional vias may be larger than the 13-mil diameter vias directly under the thermal pad. They can be larger because they are not in the thermal pad area to be soldered, so

4. Connect all holes to the internal ground plane.

SLOS403H–OCTOBER 2002–REVISED AUGUST 2006

- 5. When connecting these holes to the ground plane, **do not** use the typical web or spoke via connection methodology. Web connections have ^a high thermal resistance connection that is useful for slowing the heat transfer during soldering operations. This resistance makes the soldering of vias that have plane connections easier. In this application, however, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the IC **Figure 49. Views of Thermally Enhanced Package** PowerPAD package should make their connection to the internal ground plane, with ^a complete connection around the entire circumference of the plated-through hole.
	- 6. The top-side solder mask should leave the terminals of the package and the thermal pad area with its five holes exposed. The bottom-side solder mask should cover the five holes of the thermal pad area. This prevents solder from being pulled away from the thermal pad area during the reflow process.
	- 7. Apply solder paste to the exposed thermal pad area and all of the IC terminals.
	- 8. With these preparatory steps in place, the IC is simply placed in position and run through the solder reflow operation as any standard surface-mount component. This results in ^a part that is properly installed.

The next consideration is the package constraints. The two sources of heat within an amplifier are quiescent power and output power. The designer should never forget about the quiescent heat generated within the device, especially multi-amplifier devices. Because these devices have linear output **Figure 50. PowerPAD PCB Etch and Via Pattern** stages (Class AB), most of the heat dissipation is at low output voltages with high output currents.

The other key factor when dealing with power dissipation is how the devices are mounted on the PCB. The PowerPAD devices are extremely useful for heat dissipation. But, the device should always be soldered to ^a copper plane to fully use the heat dissipation properties of the PowerPAD. The SOIC 2. Place five holes in the area of the thermal pad. package, on the other hand, is highly dependent on They holes should be 13 mils in diameter. Keep bow it is mounted on the PCB. As more trace and how it is mounted on the PCB. As more trace and them small so that solder wicking through the copper area is placed around the device, Θ_{JA}
holes is not a problem during reflow.
decreases and the heat dissipation capability decreases and the heat dissipation capability 3. Additional vias may be placed anywhere along increases. For a single package, the sum of the RMS output currents and voltages should be used to choose the proper package.

Copyright © 2002–2006, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLOS403H&partnum=THS4302) Feedback* 17

THERMAL ANALYSIS

The THS4302 device does not incorporate automatic thermal shutoff protection, so the designer must take care to ensure that the design does not violate the absolute maximum junction temperature of the device. Failure may result if the absolute maximum junction temperature of 150°C is exceeded.

The thermal characteristics of the device are dictated by the package and the PC board. For a given Θ_{JA} , maximum power dissipation for ^a package can be calculated using the following formula.

$$
\text{P}_{\text{Dmax}} = \frac{\text{T}_{\text{max}}\text{-}\text{T}_{\text{A}}}{\theta_{\text{JA}}}
$$

where:

P_{Dmax} is the maximum power dissipation in the amplifier (W). T_{max} is the absolute maximum junction temperature (°C).

 T_A is the ambient temperature (\degree C).

θJA = θJC + θCA

 θ_{JC} is the thermal coefficient from the silicon junctions to the case (°C/W).

 θ_{CA} is the thermal coefficient from the case to ambient air $(^{\circ}C/W)$.

(1)

The THS4302 is offered in ^a 16-pin leadless MSOP [Figure](#page-18-0) 52. Unpopulated footprints are shown to with PowerPAD. The thermal coefficient for the provide insight into design flexibility MSOP PowerPAD package is substantially improved over the traditional packages. Maximum power dissipation levels are depicted in the graph below. The data for the RGT package assumes ^a board layout that follows the PowerPAD layout guidelines referenced above and detailed in the PowerPAD application notes in the *Additional Reference Material* section at the end of the data sheet.

Figure 51. Maximum Power Dissipation vs Ambient Temperature

When determining whether or not the device satisfies the maximum power dissipation requirement, it is important to consider not only quiescent power dissipation, but also dynamic power dissipation. Often maximum power is difficult to quantify because the signal pattern is inconsistent, but an estimate of the RMS power dissipation can provide visibility into ^a possible problem.

DESIGN TOOLS

Evaluation Fixtures and Application Support Information

Texas Instruments is committed to providing its customers with the highest quality of applications support. To support this goal, an evaluation board has been developed for the THS4302 operational amplifier. The evaluation board is available and easy to use allowing for straight-forward evaluation of the device. This evaluation board can be obtained by ordering through the Texas Instruments Web site, www.ti.com, or through your local Texas Instruments Sales Representative. A schematic for the evaluation board with default component values is shown in

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. This is particularly true for video and RF amplifier circuits where parasitic capacitance and inductance can have ^a major effect on circuit performance. A SPICE model for the THS4500 family of devices is available through the Texas Instruments web site (www.ti.com). The Product Information Center (PIC) is available for design assistance and detailed product information. These models do ^a good job of predicting small signal ac and transient performance under ^a wide variety of operating conditions. They are not intended to model the distortion characteristics of the amplifier, nor do they attempt to distinguish between the package types in their small signal ac performance. Detailed information about what is and is not modeled is contained in the model file itself.

*** = Not populated**

Figure 52. Typical THS4302 EVM Circuit Configuration

Figure 53. THS4302EVM Layout Figure 54. THS4302EVM Figure 55. THS4302EVM (Top Layer and Silkscreen Layer) Board Layout Board Layout

(Ground Layers 2 and 3) (Bottom Layer)

Table 1. BILL OF MATERIALS - THS4302RGT EVM

ADDITIONAL REFERENCE MATERIAL

- •*PowerPAD Made Easy,* application brief (SLMA004)
- *PowerPAD Thermally Enhanced Package,* technical brief (SLMA002)

IMENTS

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TEXAS TRUMENTS www.ti.com 19-Mar-2008

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

PACKAGE MATERIALS INFORMATION

*All dimensions are nominal

MECHANICAL DATA

- Quad Flatpack, No-leads (QFN) package configuration. $C.$
- \sqrt{D} The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- E. Falls within JEDEC MO-220.

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No-Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

RGT (S-PQFP-N16)

- All linear dimensions are in millimeters. NOTES: A.
	- **B.** This drawing is subject to change without notice.
	- C. Publication IPC-7351 is recommended for alternate designs.
	- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
	- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
	- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute ^a license from TI to use such products or services or ^a warranty or endorsement thereof. Use of such information may require ^a license from ^a third party under the patents or other intellectual property of the third party, or ^a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where ^a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated